STMicroelectronics LDS3985 Datasheet
Reklama
Reklama
LDS3985
Very low drop and low noise BiCMOS 300 mA voltage regulator
Datasheet - production data
Logic-controlled electronic shutdown
Internal current and thermal limit
Low output voltage noise: 30 µ V
RMS
over
10 Hz to 100 kHz
SVR of 55 dB at 1 kHz, 50 dB at 10 kHz
Temperature range: - 40 °C to 125 °C
Automotive grade product available in DFN6 package, temperature range: - 40 °C to
85 °C
Features
Input voltage from 2.5 V to 6 V
Stable with low ESR ceramic capacitors
Very low dropout voltage (150 mV typ. at
300 mA load, 0.4 mV typ. at 1 mA load)
Very low quiescent current (85 µA typ. at no load, 200 µA typ. at 300 mA load; max.
1.5 µA in OFF mode)
Guaranteed output current up to 300 mA
Wide range of output voltages available on request: fixed from 1.25 V to 5 V with
Description
The LDS3985 provides up to 300 mA, from 2.5 V to 6 V input voltage. It is stable with ceramic and high quality tantalum capacitor. The ultra low drop voltage, low quiescent current and low noise make it suitable for low power applications and battery-powered systems. Shutdown logic control function is available, this means that when the device is used as local regulator, it is possible to
100 mV step
Fast turn-on time: typ. 240 µs
[C
O
= 2.2 µF, C
BYP
= 33 nF and
I
O
= 1 mA] put a part of the board in standby, decreasing the total power consumption. Typical applications are mobile phones and similar battery-powered wireless systems, portable information appliances.
Table 1: Device summary
Packages
Output voltage (V)
SOT23-5L DFN6 (3 x 3 mm)
DFN6 (3 x 3 mm) automotive-grade
LDS3985M15R
LDS3985M18R
LDS3985M25R
LDS3985M28R
LDS3985PU15R
LDS3985PU28R
1.5
1.8
2.5
2.8
LDS3985M30R
LDS3985M33R LDS3985PU33R
3.0
3.3
LDS3985M50R 5.0
Notes:
(1)
Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and
Q002 or equivalent.
May 2017 DocID11039 Rev 10
This is information on a product in full production.
1/21
www.st.com
Contents
Contents
LDS3985
2 Pin configuration ............................................................................. 4
3 Maximum ratings ............................................................................. 5
4 Electrical characteristics ................................................................ 6
5 Typical performance characteristics ........................................... 10
6 Package information ..................................................................... 13
SOT23-5L package information ...................................................... 13
SOT23-5L packing information ........................................................ 15
DFN6 (3 x 3 mm) package information ........................................... 16
DFN6 (3 x 3 mm) packing information ............................................. 18
7 Revision history ............................................................................ 20
2/21 DocID11039 Rev 10
LDS3985
1 Diagram
Figure 1: Schematic diagram
Diagram
DocID11039 Rev 10 3/21
Pin
configuration
2 Pin configuration
Figure 2: Pin connections (top view for SOT23-5L, and for DFN6 (3 x 3 mm))
LDS3985
Pin for
SOT23-5L
1
2
3
4
5
-
Pin for
DFN6 (3 x 3 mm)
1
5
Symbol
V
I
GND
6
4
3
2
V
INH
V
O
Bypass
N.C.
Table 2: Pin description
Name and function
LDO input voltage
Common ground
Inhibit input voltage: ON mode when V
INH
≥ 1.2 V, OFF mode when V
INH
≤ 0.4 V (do not leave it floating; it is not internally pulled down/up)
Bypass pin: an external capacitor to be connected (usually 10 nF) to minimize noise voltage
LDO output voltage
Not connected
4/21 DocID11039 Rev 10
LDS3985 Maximum
ratings
3
Symbol
V
I
V
O
V
INH
I
O
P
D
T
STG
T
OP
Maximum ratings
Table 3: Absolute maximum ratings
Parameter
DC input voltage
DC output voltage
Inhibit input voltage
Output current
Power dissipation
Storage temperature range
Operating junction temperature range
Operating junction temperature range, automotive grade version
Value
-0.3 to V
I
+ 0.3
-0.3 to V
I
+ 0.3
Internally limited
Internally limited
-65 to 150
-40 to 125
- 40 to 85
Notes:
(1)
The input pin is able to withstand non repetitive spike of 6.5 V for 200 ms.
Symbol
R thJC
R thJA
Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.
Parameter
Thermal resistance junction-case
Thermal resistance junction-ambient
Table 4: Thermal data
SOT23-5L
81
255
DFN6 (3 x 3 mm)
10
55
Unit
°C/W
°C/W
Unit
V
V
V
°C
°C
°C
DocID11039 Rev 10 5/21
Electrical
characteristics
LDS3985
4 Electrical characteristics
Symbol
V
I
V
O
V
O
∆V
O
∆V
O
∆V
O
∆V
O
I
Q
T
J
= 25 °C, V
I
= V
O(NOM)
+ 0.5 V, C
I
= 1 µF, C
O
= 2.2 µF, C
BYP
= 33 nF, I
O
= 1 mA,
V
INH
= 1.4 V, unless otherwise specified.
Parameter
Table 5: LDS3985 electrical characteristics
Test condition Min. Typ. Max. Unit
Operating input voltage
Output voltage < 2.5 V
Output voltage ≥ 2.5 V
Load regulation
Load regulation
Output AC line
Quiescent current ON mode: V
INH
= 1.4 V
OFF mode:
V
INH
= 0.4 V
V
DROP
I
O
= 1 mA
T
J
= - 40 to 125 °C
I
O
= 1 mA
T
J
= - 40 to 125 °C
V
I
= V
O(NOM)
+ 0.5 to 6 V,
T
J
= - 40 to 125 °C
V
O
= 4.7 to 5 V
I
O
= 1 mA to 300 mA,
V
O
≤ 2.5 V
T
J
= - 40 to 125 °C
I
O
= 1 mA to 300 mA,
V
O
≥ 2.5 V
T
J
= - 40 to 125 °C
V
I
= V
O(NOM)
+ 1 V,
I
O
= 300 mA, t
R
= t
F
= 30 µs
I
O
= 0
I
O
= 0,
T
J
= - 40 to 125 °C
I
O
= 0 to 300 mA
I
O
= 0 to 300 mA,
T
J
= - 40 to 125 °C
T
J
= - 40 to 125 °C
I
O
= 1 mA
I
O
= 1 mA,
T
J
= - 40 to 125 °C
I
O
= 150 mA
I
O
= 150 mA,
T
J
= - 40 to 125 °C
I
O
= 300 mA
I
O
= 300 mA,
T
J
= - 40 to 125 °C
2.5
-50
-75
-2
-3
-0.1
-0.19
5
85
200
0.003
0.4
60
150
6
50
75
2
3
0.1
0.19
0.005 0.01 %/mA
0.0008 0.004 %/mA
150
300
1.5
2
100
250
V mV
%
V
O(NOM)
%/V mV
PP
µA mV
6/21 DocID11039 Rev 10
LDS3985
Symbol Parameter Test condition
Electrical
characteristics
Min. Typ. Max. Unit
I
SC
Short-circuit current
Supply voltage rejection
R
L
= 0
V
I
= V
O(NOM)
+ 0.25 V ±
V
RIPPLE
= 0.1 V,
I
O
= 50 mA
For V
O(NOM)
< 2.5 V,
V
I
= 2.55 V
600
50 mA
SVR f = 1 kHz f = 10 kHz
55 dB
I
O(PK)
Peak output current
Inhibit input logic low
V
INH
Inhibit input logic high
I
INH
Inhibit input current
V
O
≥ V
O(NOM)
- 5%
V
I
= 2.5 V to 6 V,
T
J
= - 40 to 125 °C
300 550
0.4 mA eN t
ON
Output noise voltage
V
INH
= 0.4 V, V
I
= 6 V
B
W
= 10 Hz to 100 kHz,
C
O
= 2.2 µF
C
BYP
= 33 nF
1.4
±1
30
240
V nA
µV
RMS
µs
T
SHDN
Thermal shutdown 160
22
5000
°C
C
O
Output capacitor
Capacitance
ESR
2.2
5
µF mΩ
Notes:
(1)
For V
O(NOM)
< 2 V, V
I
= 2.5 V.
(2)
For V
O(NOM)
= 1.25 V, V
I
= 2.5 V.
(3)
Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to input voltages below 2.5 V.
(4)
Turn-on time is time measured between the enable input just exceeding V
INH
high value and the output voltage just reaching
95% of its nominal value.
(5)
Typical thermal protection hysteresis is 20 °C.
DocID11039 Rev 10 7/21
Electrical
I
SC
characteristics
OFF mode:
V
INH
= 0.4 V
V
DROP
Short-circuit current
Table 6: LDS3985 (automotive grade) electrical characteristics
Test condition Min. Typ. Max.
LDS3985
Unit Symbol
V
I
Parameter
Operating input voltage
V
V
∆V
∆V
∆V
∆V
I
O
O
Q
O
O
O
O
Output voltage < 2.5 V
Output voltage ≥ 2.5 V
Load regulation
Load regulation
Output AC line
Quiescent current ON mode: V
INH
= 1.4 V
I
O
= 1 mA
T
J
= - 40 to 85 °C
I
O
= 1 mA
T
J
= - 40 to 85 °C
V
I
= V
O(NOM)
+ 0.5 to 6 V,
T
J
= - 40 to 85 °C
V
O
= 4.7 to 5 V
I
O
= 1 mA to 300 mA,
V
O
≤ 2.5 V
T
J
= - 40 to 85 °C
I
O
= 1 mA to 300 mA,
V
O
≥ 2.5 V
T
J
= - 40 to 85 °C
V
I
= V
O(NOM)
+ 1 V,
I
O
= 300 mA t
R
= t
F
= 30 µs
I
O
= 0
I
O
= 0,
T
J
= - 40 to 85 °C
I
O
= 0 to 300 mA
I
O
= 0 to 300 mA,
T
J
= - 40 to 85 °C
T
J
= - 40 to 85 °C
I
O
= 1 mA
I
O
= 1 mA,
T
J
= -40 to 85 °C
I
O
= 150 mA
I
O
= 150 mA,
T
J
= - 40 to 85 °C
I
O
= 300 mA
I
O
= 300 mA,
T
J
= - 40 to 85 °C
R
L
= 0
2.5
-50
-75
-2
-3
-0.1
-0.19
150
600
6
50
75
2
3
0.1
0.19
100
250
V mV
%
V
O(NO
M)
%/V
0.005 0.01 %/mA
0.0008 0.004 %/mA
5
85
200
0.003
0.4
60
150
300
1.5
2 mV
PP
µA mV mA
SVR
Supply voltage rejection
V
I
= V
O(NOM)
+ 0.25 V ±
V
RIPPLE
= 0.1 V,
I
O
= 50 mA
For V
O(NOM)
< 2.5 V
V
I
= 2.55 V f = 1 kHz f = 10 kHz
55
50 dB
8/21 DocID11039 Rev 10
LDS3985 Electrical
characteristics
Symbol Parameter
I
O(PK)
Peak output current
Inhibit input logic low
V
INH
Inhibit input logic high
Test condition
V
O
≥ V
O(NOM)
- 5%
V
I
= 2.5 V to 6 V,
T
J
= - 40 to 85 °C
Min. Typ. Max.
300 550
0.4
Unit
mA
I
INH eN t
ON
Inhibit input current
Output noise voltage
V
INH
= 0.4 V,
V
I
= 6 V
B
W
= 10 Hz to 100 kHz,
C
O
= 2.2 µF
C
BYP
= 33 nF
1.4
±1
30
240
V nA
µV
RMS
µs
T
SHDN
Thermal shutdown
C
O
Output capacitor
Capacitance
ESR
2.2
5
160
22
5000
°C
µF mΩ
Notes:
(1)
For V
O(NOM)
< 2 V, V
I
= 2.5 V.
(2)
For V
O(NOM)
= 1.25 V, V
I
= 2.5 V.
(3)
Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value. This specification does not apply to input voltages below 2.5 V.
(4)
Turn-on time is time measured between the enable input just exceeding V
INH
high value and the output voltage just reaching
95% of its nominal value.
(5)
Typical thermal protection hysteresis is 20 °C.
DocID11039 Rev 10 9/21
Typical
performance characteristics
LDS3985
5 Typical performance characteristics
T
J
= 25 °C, V
I
= V
O(NOM)
+ 0.5 V, C
I
= 1 µF, C
O
= 2.2 µF, C
BYP
= 33 nF, I
O
= 1 mA,
V
INH
= 1.4 V, unless otherwise specified.
Figure 3: Output voltage vs temperature V
O
= 1.35 V
Figure 4: Output voltage vs temperature V
O
= 2.8 V
Figure 5: Output voltage vs temperature V
O
= 3.3 V Figure 6: Inhibit voltage vs temperature V
O
= 1.35 V
Figure 7: Inhibit voltage vs temperature (V
O
= 3.3 V)
Figure 8: Line regulation vs temperature
(V
I
= 2.5 V to 6 V)
10/21 DocID11039 Rev 10
LDS3985
Figure 9: Line regulation vs temperature
(V
I
= 3.2 V to 6 V)
Typical
performance characteristics
Figure 10: Line regulation vs temperature
(V
I
= 3.8 V to 6 V)
Figure 11: Quiescent current vs temperature
(V
I
= 2.5 V)
Figure 12: Quiescent current vs temperature
(V
I
= 6 V)
Figure 13: Quiescent current vs temperature
(V
I
= 3.4 V)
Figure 14: Supply voltage rejection vs frequency
11/21 DocID11039 Rev 10
Typical
performance characteristics
Figure 15: Dropout voltage vs temperature
LDS3985
Figure 16: Dropout voltage vs output current
Figure 17: Inhibit transient
12/21 DocID11039 Rev 10
LDS3985
6
6.1
Package
information
Package information
In order to meet environmental requirements, ST offers these devices in different grades of
ECOPACK ® packages, depending on their level of environmental compliance. ECOPACK ® specifications, grade definitions and product status are available at:
www.st.com
.
ECOPACK
®
is an ST trademark.
SOT23-5L package information
Figure 18: SOT23-5L package outline
DocID11039 Rev 10 13/21
Package
information
Dim.
c
D
E e
H
L
θ
A
A1
A2 b
Table 7: SOT23-5L package mechanical data mm
Min. Typ.
0.90
0
0.90
0.30
0.09
2.95
1.60
0.95
2.80
0.30
0°
Figure 19: SOT23-5L recommended footprint
LDS3985
Max.
1.45
0.15
1.30
0.50
0.20
0.60
8°
14/21
Dimensions are in mm
DocID11039 Rev 10
LDS3985
6.2 SOT23-5L packing information
Figure 20: SOT23-5L tape and reel outline
Package
information
A D
N
Po
Bo
Dim.
Ao
Bo
Ko
Po
P
A
C
D
N
T
Ko
Ao P
Table 8: SOT23-5L tape and reel mechanical data mm
Min. Typ.
12.8
20.2
60
3.13
3.07
1.27
3.9
3.9
13.0
3.23
3.17
1.37
4.0
4.0
Max.
180
13.2
14.4
3.33
3.27
1.47
4.1
4.1
T
DocID11039 Rev 10 15/21
Package
information
6.3 DFN6 (3 x 3 mm) package information
Figure 21: DFN6 (3 x 3 mm) package outline
LDS3985
16/21 DocID11039 Rev 10
LDS3985
Dim.
D
D2
E
E2
A
A1
A3 b e
L
Table 9: DFN6 (3 x 3 mm) mechanical data mm
Min. Typ.
0.80
0 0.02
0.20
0.23
2.90
2.23
2.90
1.50
3
3
0.30
0.95
0.40
Figure 22: DFN6 (3 x 3 mm) recommended footprint
Package
information
Max.
1
0.05
0.45
3.10
2.50
3.10
1.75
0.50
DocID11039 Rev 10 17/21
Package
information
6.4 DFN6 (3 x 3 mm) packing information
Figure 23: DFN6 (3 x 3 mm) tape outline
LDS3985
18/21 DocID11039 Rev 10
LDS3985
Figure 24: DFN6 (3 x 3 mm) reel outline
Package
information
Dim.
A0
B0
K0
Table 10: DFN6 (3 x 3 mm) tape and reel mechanical data mm
Min.
3.20
3.20
1
Typ.
3.30
3.30
1.10
Max.
3.40
3.40
1.20
DocID11039 Rev 10 19/21
Revision
history
LDS3985
7
Date
Revision history
Revision
Table 11: Document revision history
Changes
02-Dec-2004
10-Apr-2007
16-May-2007
06-Sep-2007
11-Jun-2008
11-Jul-2009
29-Jul-2010
24-Oct-2013
28-Feb-2014
03-May-2017
1
2
3
4
5
6
7
8
9
10
First release.
Added: new package TSOT23-5L.
Added: new mechanical data DFN6D and order codes updated.
Added: Table 1 in cover page.
Modified: not found.
Modified: not found.
Modified: not found and not found.
Modified the Title and the Features in cover page.
Deleted Table1: Device summary.
Updated not found and not found.
Added and not found.
Minor text changes.
Modified the Title and the Features in cover page.
Deleted Table1: Device summary.
Updated Table 10: Order codes and Section 6: Package mechanical data.
Added Table 6: LDS3985 (automotive grade) electrical characteristics and Section 7: Packaging mechanical data.
Minor text changes.
Minor text changes.
20/21 DocID11039 Rev 10
LDS3985
IMPORTANT NOTICE
– PLEASE READ CAREFULLY
STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.
Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.
No license, express or implied, to any intellectual property right is granted by ST herein.
Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.
ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.
Information in this document supersedes and replaces information previously supplied in any prior versions of this document.
© 2017 STMicroelectronics
– All rights reserved
DocID11039 Rev 10 21/21
Pobierz
Reklama