LIPPERT Cool FrontRunner PC/104-Plus CPU Board Technical Manual
Reklamë
Reklamë
Cool FrontRunner
PC/104-Plus CPU Board
Technical Manual
TME-P104-CFR-R2V7.DOC
Version 2.7 / June 08
©
LIPPERT
Embedded Computers GmbH
Hans-Thoma-Str. 11
D-68163 Mannheim http://www.lippert-at.com/
Technical Manual “Cool FrontRunner” Version 2.7
Contents
17.06.2008 Page 2 of 43
1 FUNCTIONAL DESCRIPTION .....................................................................................5
1.1
General................................................................................................................................................. 5
1.2
1.3
The Cool FrontRunner at a glance .................................................................................................... 6
Functional Block Diagram ................................................................................................................. 8
2 HARDWARE DESCRIPTION .......................................................................................9
2.1
2.2
2.3
2.4
Processor ............................................................................................................................................ 9
Companion ........................................................................................................................................ 10
PC/104-Plus Bus Interface ............................................................................................................... 10
PC/104 Bus Interface ........................................................................................................................ 11
2.4.1
PC/104 bus Limitations ................................................................................................................11
2.5
National MacPhyter Ethernet Controller ........................................................................................ 12
2.6
Watchdog........................................................................................................................................... 12
2.7
2.8
CPU Temperature and Hardware Monitoring................................................................................. 12
On Board Power Supply................................................................................................................... 12
2.9
EIDE Port ........................................................................................................................................... 13
2.10
DiskOnChip ....................................................................................................................................... 13
2.11
PS/2 Keyboard Interface .................................................................................................................. 14
2.12
PS/2 Mouse Interface........................................................................................................................ 14
2.13
USB 1.1 Ports .................................................................................................................................... 14
2.14
Serial Ports ........................................................................................................................................ 15
2.15
IrDA Interface .................................................................................................................................... 16
2.16
Parallel Port LPT1 ............................................................................................................................. 16
2.17
Audio Interface.................................................................................................................................. 16
2.18
Speaker .............................................................................................................................................. 17
2.19
External Power-Button ..................................................................................................................... 17
2.20
Reset-In Signal .................................................................................................................................. 17
2.21
CRT/LCD Graphics-Controller ......................................................................................................... 17
2.21.1
Flat Panel Configuration ...............................................................................................................17
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 3 of 43
2.22
On Board LED indicators ................................................................................................................. 18
2.23
Supervisory Connector .................................................................................................................... 19
3 INSTALLATION .........................................................................................................21
3.1
Adapter Cable Set (optionally) ........................................................................................................ 21
4.3
4.4
4.5
4.6
4 CONNECTOR DEFINITIONS .....................................................................................22
4.1
PC104-Plus Bus ................................................................................................................................ 22
4.2
PC/104 Bus ........................................................................................................................................ 23
10/100BaseT / USB1.1 Connector ................................................................................................... 23
EIDE Connector ................................................................................................................................ 24
Power Connector .............................................................................................................................. 24
Keyboard / Mouse Connector.......................................................................................................... 24
4.7
4.8
USB 1.1 / Audio Connector .............................................................................................................. 25
COM1 Connector .............................................................................................................................. 25
4.9
COM2 Connector .............................................................................................................................. 25
4.10
LPT1 Connector ................................................................................................................................ 26
4.11
VGA Connector ................................................................................................................................. 26
4.12
Flat Panel Connector........................................................................................................................ 26
4.13
Flat Panel Backlight.......................................................................................................................... 27
4.14
LVDS Connector ............................................................................................................................... 27
4.15
Display Voltage Selector.................................................................................................................. 27
4.16
Supervisory Connector .................................................................................................................... 28
4.17
Display Type Selector ...................................................................................................................... 28
4.18
RS485-Termination Jumper ............................................................................................................. 29
5 SOFTWARE ...............................................................................................................30
5.1
BIOS ................................................................................................................................................... 30
5.2
5.3
5.4
5.5
Drivers................................................................................................................................................ 30
Programming GPIOs ........................................................................................................................ 30
Programming Watchdog .................................................................................................................. 31
CPU/Board Temperature and Fan Speed ....................................................................................... 32
5.5.1
Board Temperature ......................................................................................................................32
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 4 of 43
5.5.2
CPU Temperature ........................................................................................................................33
5.5.3
Fan Speed and PWM regulation ..................................................................................................33
6 ADDRESS MAP .........................................................................................................35
6.1
Memory Address Map ...................................................................................................................... 35
6.2
I/O Address Map ............................................................................................................................... 36
6.3
6.4
Interrupts ........................................................................................................................................... 37
DMA Channels .................................................................................................................................. 37
7 TECHNICAL CHARACTERISTICS............................................................................38
7.1
7.2
7.3
Electrical Specifications .................................................................................................................. 38
Environmental Specifications ......................................................................................................... 38
MTBF .................................................................................................................................................. 39
7.4
Mechanical......................................................................................................................................... 39
7.4.1
Top View.......................................................................................................................................40
7.4.2
Bottom View .................................................................................................................................41
8 OPTIONS ...................................................................................................................42
9 REVISION HISTORY..................................................................................................43
All mentioned trademarks are the property of the respective owner.
All mentioned copyrights are the property of the respective owner.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 5 of 43
1 Functional Description
1.1 General
The Cool FrontRunner is an all-in-one CPU module conforming to the PC/104-Plus specification. It comes up with 10/100BaseT Ethernet, AC97 sound on-board and an ATA-5 (Ultra DMA-66) compliant EIDE interface where an additional Compact Flash adapter can be mounted. The system’s main memory is soldered down on the board, providing 128 or 256MB DDR SDRAM.
Other features are a DiskOnChip Socket, PS/2 Mouse and Keyboard, four USB 1.1 compliant ports, three serial and one parallel port.
The AMD Geode [email protected] processor is the core of the board, featuring a high performance 2D graphics controller as well as an integrated display controller with improved unified memory architecture. CRT Displays with resolutions up to 1600 x 1200 x 16bpp at 85 Hz can be handled.
TFT-Panels can be handled via 24 Bit LVDS or 18 Bit parallel TFT interfaces with a maximum resolution of 1280 x 1024 pixels. The 64 Bit wide memory controller is integrated in the CPU providing low latency and an operating frequency of 111 MHz, 222 MT/S for DDR (Double Data
Rate).
The AMD CS5535 companion device provides the infrastructure of the board.
The CS5535 incorporates many I/O functions, including those found in typical Super-I/O chips. The device contains state-of-the-art power management that enables systems, especially battery powered systems, to significantly reduce power consumption.
An IrDA interface, hardware monitoring features and eight freely usable GPIO round up the widely spread application fields for the Cool FrontRunner.
Technical Manual “Cool FrontRunner” Version 2.7
1.2 The Cool FrontRunner at a glance
CPU:
TM
GX [email protected] (366MHz)
Cache Memory:
Split I/D cache/TLB (Translation Look-aside Buffer):
• 16 KB/16 KB caches
17.06.2008
Main Memory:
• Standard version: 256MB of soldered down DDR SDRAM
• On request: 128MB of soldered down DDR SDRAM
Chipset:
• AMD CS5535 companion device
Extension slots:
• 1 x 32-bit PC/104-Plus
• 1 x 16-bit PC/104
Interfaces:
• ATA-5 EIDE (Ultra DMA-66)
Page 6 of 43
• 4 x USB 1.1 ports
• 3 x serial ports: o 2 x RS232/RS485 software selectable, o 1 x RS485
• 1 x IrDA (SIR)
• 1 x parallel port
• Audio: Line-In (left/right), Line-Out (left/right) and Microphone-In
• 18 Bit Flat Panel
• LVDS for displays
• Supervisory port: external power button, live signal, watchdog, hardware monitoring and some general purpose signals
Other configurations are possible at high order volumes.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008
Dimensions:
-
90 mm x 96 mm
Mounting:
• 4 mounting holes for PCB
• 2 mounting holes for Compact Flash adapter
Note: It is strongly recommend using plastic spacers instead of metal spacers to mount the board. With metal spacers, there is a possible danger to create a short circuit with the components located around the mounting holes.
This can damage the board!
Page 7 of 43
Technical Manual “Cool FrontRunner” Version 2.7
1.3 Functional Block Diagram
17.06.2008 Page 8 of 43
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 9 of 43
2 Hardware Description
2.1 Processor
AMD Geode
TM
The AMD Geode™ GX [email protected] processor is a x86 compatible integrated processor running at
366 MHz specifically designed to power embedded devices for entertainment, education, and business. Serving the needs of consumers and business professionals alike, the Geode GX processors are an excellent solution for embedded applications, such as thin clients, interactive settop boxes, personal access devices (PAD's), and industrial appliances. Available with a core voltage of 1.5V, the Geode GX processors offer an extremely low typical power consumption of 2.0W, leading to longer battery life and enabling small form-factor, fanless designs.
While the CPU core provides maximum compatibility with the vast amount of Internet content available, the intelligent integration of several other functions, including graphics, offers a true system-level multimedia solution.
The AMD Geode™ GX [email protected] processor is manufactured in 0.15 micron process featuring following functional blocks: o Integrated FPU that supports the Intel MMX® and AMD 3DNow!™ instruction sets o 16 KB Instruction cache, 16 KB Data cache
• GeodeLink™ Control Processor o Debugging o Power
• GeodeLink Interface Units o High bandwidth packetized unidirectional bus for internal peripherals
• GeodeLink Memory Controller o 64-Bit wide SDRAM bus operating frequency: 111 MHz, 222 MT/S for DDR o High performance 2D graphics controller o Hardware frame buffer compression improves UMA (Unified Memory Architecture) memory efficiency o Supports up to 1600x1200x16 bpp and 1280x1024x24 bpp running at 85 Hz (CRT) o 24 Bit DAC (CRT only) o TFT Controller: 1280x1024 max resolution
• GeodeLink PCI Bridge o Industry standard PCI 2.2 specification compliant o 32-Bit, 66 MHz PCI interface
• Geode I/O Companion Device Interface o Designed to work in conjunction with the AMD Geode™ CS5535 companion device
For further information, please refer to the data book of the AMD Geode
TM
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 10 of 43
2.2 Companion
AMD Geode™ CS5535 companion device
The AMD Geode™ CS5535 companion device is designed to work with an integrated processor
North Bridge component such as an AMD Geode™ GX processor. Together, the Geode GX processor and Geode CS5535 companion device provide a system-level solution well suited for the high-performance and low-power needs of a host of information appliances that include digital settop boxes, personal access devices, and thin client applications.
The internal architecture uses a single, high-performance modular structure based on GeodeLink™ architecture. This architecture yields high internal speed (over 4 GB/s) data movement and extremely versatile internal power management. The GeodeLink architecture is transparent to application software. Communication with the Geode GX processor is over a 33/66 MHz PCI bus.
The CS5535 incorporates many I/O functions, including those found in typical Super-I/O chips, simplifying many system designs. Since the graphics subsystem is entirely contained in the Geode
GX processor, system interconnect is simplified. The device contains state-of-the-art power management that enables systems, especially battery powered systems, to significantly reduce power consumption.
An internal controller, designed to connect to multiple AC97 compatible codecs, supports audio. An
IR (infrared) port supports all popular IR communication protocols. The IR port is shared with one of two industry-standard serial ports that can reach speeds of 115.2 kbps. An LPC (low pin count) port is provided to facilitate connections to a Super-I/O should additional expansion, such as a floppy drive, be necessary, and/or to an LPC ROM for the system BIOS.
The hard disk controller is an ATA-5 compatible bus mastering IDE controller; includes support for two ATA-compliant devices on one channel. Two dual-port USB (universal serial buses, USB specification v1.1 compliant) provide four ports with both low and full-speed capabilities for Plug &
Play expansion for a variety of consumer peripheral devices such as a keyboard, mouse, printer, and digital camera. A battery-backed RTC (real-time clock) keeps track of time and provides calendar functions.
A suite of 82xx devices provide the legacy PC functionality required by most designs, including two
PIC (programmable interrupt controllers), one PIT (programmable interval timer) with three channels, and DMA (direct memory access) functions. The Geode CS5535 companion device contains eight MFGPT (multi-function general purpose timers) that can be used for a variety of functions. A number of GPIO (general purpose input/outputs) are provided, and are assigned to system functions on power-up (i.e., LPC port); each of these may be reassigned and given different
I/O characteristics such as debounce, edge triggering, etc.
State-of-the-art power management features are attained with the division of the device into two internal power domains. The GPIO and multi-function timers are distributed into each of the two domains to allow these to act as wakeup sources for the device. In addition to full ACPI (Advanced
Configuration Power Interface) compliance and support of industry-standard Wakeup and Sleep modes, the device automatically disables clocks from internal blocks when they are not being used.
2.3 PC/104-Plus Bus Interface
The PC/104-Plus bus is a modification of the standard PCI bus. It incorporates all of the PC/104 features, with the added advantage of the high speed PCI bus.
The main features are:
• PC/104-Plus Bus slot fully compatible with PCI version 2.2 specifications.
• Integrated PCI arbitration interface (32 bit wide, 3.3V and 5V).
Technical Manual “Cool FrontRunner” Version 2.7
• Translation of PCI cycles to ISA bus.
• Translation of ISA master initiated cycle to PCI.
• Support for burst read/write from PCI master.
• 33 MHz PCI clock.
17.06.2008
Note: The internal DC/DC converter does not supply the 3.3 Volts pins to the PC/104-Plus bus
Page 11 of 43
2.4 PC/104 Bus Interface
The PC/104 bus is a modification of the industry standard (ISA) PC bus specified in IEEE P996. The
PC/104 bus has different mechanics than P966 to allow the stacking of modules. The main features are:
• Supports programmable extra wait state for ISA cycles
• Supports I/O recovery time for back-to-back I/O cycles
The specifications for the PC/104 bus and the PC/104-Plus bus are available from the PC/104
Consortium at http://www.pc104.org
.
2.4.1 PC/104 bus Limitations
In the Cool FrontRunner, the PC/104 (ISA) bus is connected through a LPC to ISA bridge to this chipset. Due to the chipset's limitation of 8-bit-only data transfers on the LPC bus, all 16-bit accesses to I/O and memory on the PC/104 bus are translated into two consecutive 8-bit accesses.
This happens even if the peripheral board supports a complete 16-bit wide bus.
16-Bit read accesses:
The first access is done as a normal 8-bit access to the lower byte on the PC/104 data lines
SD0…SD7. The second 8-bit access reads the higher byte on the upper data lines SD8…SD15, if the peripheral board indicates 16-bit support by pulling either IOCS16 or MEMCS16 low. The chipset signals a data transfer on the upper data lines SD8…SD15 by pulling SBHE low.
16-Bit write accesses:
The first access is as a normal 8-bit access with the lower byte on the PC/104 data lines SD0…SD7.
The second 8-bit access writes the higher byte on both, the lower data lines SD0…SD7, and the upper data lines SD8…SD15, if the peripheral board indicates 16-bit support by pulling either
IOCS16 or MEMCS16 low. The chipset signals a data transfer on the upper data lines SD8…SD15 by pulling SBHE low.
This behavior results in erroneous data accesses under the following circumstances:
The software is using 16bit I/O and memory accesses
- and
-
The peripheral board does support 16 bit access to I/O or memory and indicates this by pulling either IOCS16 or MEMCS16 to low and
-
The peripheral board does not decode the SBHE signal properly to know about the data on the upper data lines SD8…SD15
Solution
The problem can be overcome with the following measures:
-
Use only 8 bit accesses in software
Technical Manual “Cool FrontRunner” Version 2.7 or or
-
-
Set the peripheral board to 8-bit access only
17.06.2008 Page 12 of 43
Use a peripheral board that decodes the SBHE signal correctly on 16-bit accesses.
2.5 National MacPhyter Ethernet Controller
The National Semiconductor MacPhyter is a fully integrated 10/100 Base-TX LAN solution and consists of both the Media Access Controller and the physical layer interface combined into a single component solution.
The 32-bit PCI v2.2 controller provides enhanced scatter-gather bus mastering capabilities and enables the MacPhyter to perform high-speed data transfers over the PCI bus. Its bus master capabilities enable the component to process high level commands and perform multiple operations, which lowers CPU utilization by off-loading communication tasks from the CPU: two large transmit and receive FIFOs of 2 KB each help to prevent data underrun and overrun while waiting for bus accesses. This enables the MacPhyter to transmit data with minimum interframe gap.
The CSMA/CD unit of the MacPhyter allows it to be connected to either a 10 or 100 Mbps Ethernet network. The CSMA/CD unit performs all of the functions of the 802.3 protocol such as frame formatting, frame stripping, collision handling, deferral to link traffic, etc. The CSMA/CD unit can also be placed in a full duplex mode, which allows simultaneous transmission and reception of frames. In full duplex mode, it adheres to the IEEE 802.3x Flow Control specification.
The PHY unit of the MacPhyter supports Auto-Negotiation for 10BaseT-/100BaseTX Half Duplex and 10BaseT-/100BaseTX Full Duplex modes.
The signals of the Ethernet interface are located on the IDC10 header “Ethernet”. An adapter cable from IDC10 to RJ45 connector is available.
2.6 Watchdog
A watchdog is implemented by an Analog Devices ADM691 Reset/Watchdog circuit. It is accessible through some general-purpose ports of the Super I/O. controller. Additionally a red LED lights up, which is located on the topside of the board.
Please refer to chapter 5.4 for programming watchdog functions.
2.7 CPU Temperature and Hardware Monitoring
AMD Geode
TM
GX [email protected] processor contains a temperature sensor to monitor the CPU temperature. The current temperature is shown in the PC Health Status screen of BIOS setup.
Additionally the environment temperature is measured and shown in the PC Health Status screen.
It also can be used to control a 5 Volt environment fan, which must be connected to the supervisory connector.
Please refer to chapter 5.5 how to read out temperatures and fan speed.
The Cool FrontRunner does not need any cooling measures at the standard environment temperatures from –20 °C … +60 °C.
2.8 On Board Power Supply
The on board power supply generates all necessary voltages from the single supply voltage of 5 volts. The voltages are observed by the Southbridge and are shown in the PC Health Status screen of BIOS setup.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 13 of 43
The generated voltage of 3.3 volts is available on the connectors “Flat Panel“ and “LVDS“.
Note: This 3.3 V must not be used to supply external electronic devices with high power consumption like other PC/104 boards or displays.
2.9 EIDE Port
An EIDE (Enhanced Integrated Drive Electronics) port is provided by the chipset to connect up to two drives that integrate the controller (hard disk, CD-ROM etc.). To enhance the performance, this port supports Ultra DMA-66 type of transfer. The EIDE port is available on a standard 44-pin header
(2 mm) for 2,5” hard disks. An adapter cable is available to connect standard EIDE devices with a 40 pin IDC header.
Additionally a Compact Flash adapter can be used. It can be mounted on the 44-pin header.
2.10 DiskOnChip
The DiskOnChip is a single chip bootable FlashDisk designed to plug into a standard 32-pin DIL socket. It is mapped into an 8 Kbyte window in the upper memory address area of the PC. The address range can be selected in the bios; the DiskOnChip can also be enabled or disabled in the bios.
Entering Special CFR Features the following settings can be made:
DiskOnChip Base Address: Disabled, D000H, D400H, D800H, DC00H
The address range is free for other boards, if the DiskOnChip is not used.
The DiskOnChip contains a built-in copy of the M-Systems industry-standard TrueFFS software, which makes it operate as a standard disk drive. The DiskOnChip can contain the operating system inside to allow systems to boot without a hard disk. It can also be configured as the boot device in systems with a hard disk.
The DiskOnChip is a self-contained device. The installation of the DiskOnChip does not require any software installation. The design of the DiskOnChip allows full upward and downward compatibility.
While available today in capacities of 16 to 1024 Mbytes, future DiskOnChip devices with higher densities will be fully compatible with standard DiskOnChip sockets. The basic design of the
DiskOnChip actually supports an unlimited capacity.
If no hard disk is used, the DiskOnChip is automatically registered as drive C. If the DiskOnChip is used in combination with a hard disk, the letter of the drive is depending on the boot options in setup. If in boot options DOC/SCSI is selected as first boot device before drive C, the DiskOnChip gets drive letter C and the hard disk gets drive letter D. If in boot options C is selected as first boot device before DOC/SCSI, the DiskOnChip gets drive letter D and the hard disk gets drive letter C.
When installing or removing the DiskOnChip, be sure to touch a grounded surface first to discharge any static electricity from your body.
Setting DiskOnChip in its socket
-
-
Align Pin 1 on the DiskOnChip with pin 1 of the socket.
Carefully push the DiskOnChip into the socket until it is fully seated.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 14 of 43
-
Check to make sure the DiskOnChip is installed securely and there are no pins bent.
Caution: The DiskOnChip may be permanently damaged if installed incorrectly!
Install the DiskOnChip as drive C:\
To install the DiskOnChip as drive C:\ on a system without hard disk, set the CMOS setup of drive
C:\ to ‘not installed’ (indicating that no physical magnetic disk is installed) and reboot the computer.
The DiskOnChip will install as drive C:\. It needs to be formatted with the system files to make it bootable drive. See ‘Configure the DiskOnChip as the BOOT device’ below.
Install the DiskOnChip as drive D:\
To install the DiskOnChip as drive D:\ on a system with a hard disk, just reboot the system and the
DiskOnChip will install as drive D:\.
Configure the DiskOnChip as Boot device
In order to configure the DiskOnChip as the boot device, the operating system files need to be copied into it. Copying the operating system files into DiskOnChip should be done as if it is done to a hard disk. The following is an example of a typical initialization process:
-
-
-
Set the DiskOnChip as a regular drive in your system (not a boot drive)
Install a bootable floppy disk in drive A:\ (e.g. an USB Floppy Drive) and boot the system
At the DOS prompt type SYS C:\ to transfer the DOS system files to the DiskOnChip
(assuming the DiskOnChip is installed as drive C:\)
-
Copy any files needed to the DiskOnChip
Remove the floppy disk and reboot the system. The system will boot from DiskOnChip and will allow you to run and access any files that have been copied to DiskOnChip.
2.11 PS/2 Keyboard Interface
The keyboard interface is located on the IDC10 Header “KEYB/MOUSE”. An adapter cable is available to use a standard PS/2 keyboard with this connector.
2.12 PS/2 Mouse Interface
The PS/2 mouse signals MCLK and MDAT are located on the IDC10 header “KEYB/MOUSE”. The
PS/2 mouse function is programmable in BIOS setup by pressing DEL at boot time. PS/2 mouse
function control can be enabled or disabled in the Advanced BIOS features menu.
2.13 USB 1.1 Ports
One USB 1.1 ports is located on the IDC10 header “AUDIO”, one on the IDC10 header
“ETHERNET” and the two others on the supervisory connector.
It is possible to use an USB keyboard under MSDOS without special driver software
. To do so,
USB legacy support must be enabled in the BIOS. Entering Advanced Chipset Features and then selecting USB Keyboard support: Enabled does this setting.
1
Note: not all keyboard manufacturers are supported.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 15 of 43
An adapter cable with two standard USB connectors is available.
Note:The system BIOS and the USB controller do not support all USB2.0 mass storage devices on the market, which might result in problems when using these. Typical problems are hanging in boot process if a
USB2.0 mass storage device is connected, or slow data transfer rates for USB2.0 mass storage devices. We recommend using USB1.1 mass storage devices instead, if such a problem occurs.
2.14 Serial Ports
Two of the serial ports are located on two IDC headers “COM1” and “COM2”. Adapter cables with standard DB9 male connectors are available. They can either work in RS232 or RS485 mode, selectable in the BIOS. When entering Special Features, COM Port 1 Mode and COM Port 2
Mode can be selected. The third serial Port is located at the supervisory connector and is RS485 only. Termination resistors for RS485 Mode can be set with Jumper X9 as described in chapter
4.18.
COM Port 3 is RS485 only and can be used in 2-wire and in 4-wire systems. In 2-wire systems only
Half Duplex is possible in 4-wire systems both, Half- and Full-Duplex. In 2-wire systems or 4-wire systems with more than 1 transmitters the transmitter must be disabled in receive mode, and enabled in transmit mode. Therefore, program GP34 of the Winbond SuperIO (Logical Device 9, Bit
4). ‘0’ Æ disable transmitter, ‘1’ Æ enable transmitter.
Example in debug mode:
Set the SuperIO into configuration mode by writing 87h to index register 4Eh:
-
-
4E 87
4E 87
Enable Logical Device 9 for programming by writing 09h to register 07h of the SuperIO:
-
-
4E 07
4F 09
Writing to configuration register F1h, Bit 4 sets the GPIO’s value. Be sure not to change the values of the other Bits.
-
4E F1
-
- i 4F
4F xx
Æ Now change only Bit 4!
To enable the transmitters of COM1 and COM2 in RS485 mode set the RTS# signal to ‘1’.
Depending on your operating system driver’s logic, this may mean setting a (non-inverted) RTS bit to ‘0’ in your application software.
The serial ports are programmable in BIOS setup by pressing DEL at boot time. When entering
Integrated Peripherals and then choosing COM Port 1, COM Port 2 or COM Port 3, configuration of the serial ports is accessible.
The following settings are possible for COM1 and COM2:
-
Auto
Technical Manual “Cool FrontRunner” Version 2.7
-
-
-
-
-
Disabled
3F8 / IRQ4 (base address / interrupt channel)
2F8 / IRQ3 (base address / interrupt channel)
3E8 / IRQ4 (base address / interrupt channel)
2E8 / IRQ3 (base address / interrupt channel)
The following settings are possible for COM3:
-
-
Disabled
3F8 / IRQ4 (base address / interrupt channel)
-
-
-
2F8 / IRQ3 (base address / interrupt channel)
3E8 / IRQ6 (base address / interrupt channel)
2E8 / IRQ5 (base address / interrupt channel)
17.06.2008 Page 16 of 43
2.15 IrDA Interface
The IrDA interface signals IRRX and IRTX are located on the supervisory connector. The IrDA interface shares its UART with COM3, so the normal serial port 3 cannot be used at the same time as the IrDA interface.
To use the IrDA interface an external transmitter must be connected to the IrDA signals.
2.16 Parallel Port LPT1
The parallel port is located on an IDC26 header. An adapter cable with a standard DB25 female connector is available.
The parallel port is programmable in BIOS setup by pressing DEL at boot time. Entering Integrated
Peripherals and then choosing Onboard Parallel Port, configuration of LPT1 is accessible.
LPT1 can be set to these modes:
- Disabled
- 3BC/IRQ7 (base address / interrupt channel)
- 378/IRQ7 (base address / interrupt channel)
- 278/IRQ5 (base address / interrupt channel)
Parallel Port Mode can be set to:
- Normal
- SPP
- EPP
- ECP
- ECP+EPP
- Normal
If Parallel Port Mode is switched to ECP or ECP+EPP, ECP Mode Use DMA is accessible. DMA channel 1 or 3 can be selected.
2.17 Audio Interface
The audio signals are located on the IDC10 header “AUDIO”. The signals are LINE-IN (left/right),
LINE-OUT (left/right) and MICROPHONE-IN of the AC-97 Audio Codec.
Driver packages for MS-Windows are available.
There is an adapter cable available with standard audio connectors.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 17 of 43
2.18 Speaker
The speaker signal is located on the IDC10 Header “KEYBOARD”. A standard PC Speaker can be connected between the signal SPEAKER and VIO_5V.
2.19 External Power-Button
The Power-Button signal is located on the IDC10 Header “KEYBOARD”. To turn-on/off the board the signal, "Power-Button" must be connected to GND. This function depends on the operating system used. Driver software may be necessary.
2.20 Reset-In Signal
The RESET-IN signal is located on the IDC10 Header “KEYBOARD”. To reset the board the signal
RESET-IN must be connected to GND.
2.21 CRT/LCD Graphics-Controller
The graphics controller is integrated in the Geode GX and does high performance 2D-graphics handling. CRT monitors can be used as well as TFT- and LVDS displays. Therefore, different connectors are on the board. It is possible to switch between CRT and TFT via Jumper or BIOS settings (Chapter 4.17).
The SVGA connector is located on a 10-pin IDC header. An adapter cable to Sub-D HD15 female for CRT Monitors is available. The following display modes are supported:
Resolution Color (bpp) Max. Refresh rate (Hz)
640x480 8/16/24 85
800x600 8/16/24 85
1024x768 8/16/24 85
1280x1024 8/16/24 85
1600x1200 8/16 75
The Cool FrontRunner supports 3,3V and 5V TFT displays up to 18bit, and LVDS displays with 24bit interfaces. The display type and resolution can be selected in BIOS Integrated Peripherals Æ Flat
Panel Configuration.
2.21.1 Flat Panel Configuration
The following options can be selected:
Flat Panel Type
• TFT
• LVDS
Resolution
• 640 by 480
• 800 by 600
• 1024 by 768
Data Type
• Normal
X
Æ 1 Bit per Clock
Æ 2 Bits per Clock
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 18 of 43
Refresh Rate
• 60
Hz
Hz
Hz
• 85
Hz
HSYNC Polarity
• High
• Low
VSYNC Polarity
• High
• Low
SHFCLK Active Period
• Active
• Free
Only Æ only active during SYNC
For an easy connection of these displays it’s possible to choose the display and backlight supply voltages on the on board Voltage Selector jumpers (Chapter 4.15).
2.22 On Board LED indicators
The onboard LED indicators provide a very comfortable way to check out the board’s status. The customer is able to check the boot success the power status of the board the IDE accesses and the
Ethernet accesses.
The LED indicators are located on the topside of the Board. For a easy implementation of external
LED indicators in a customer specific system the most important LED signals are additional accessible on the Supervisory Connector
ETH ACTIVITY, ETH 100Mbit, ETH LINK
Shows Ethernet port activity, 100MBit transfer rate, and the Ethernet Link status.
POWER MODE
Indicates that the Board is in the suspend/active Mode.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008
MAIN POWER
Indicates that the on board supply voltages are ok.
STANDBY POWER
Indicates that the on board standby supply voltages are ok.
WATCHDOG
Indicates that the on board watchdog has released a system reset.
LIVE SIGNAL
Indicates that the board’s boot process is starting.
IDE ACTIVITY
Indicates IDE activity
Page 19 of 43
2.23 Supervisory Connector
The Cool FrontRunner provides a 25-pin Supervisory Connector on its bottom side. The table below shows the assignment of the different signals. Secondary signals are available by setting a 0 Ohm-
Jumper on the board:
Pin Primary Secondary 5V-tolerant
1 5V
2 3.3V
yes
yes
IDE-LED
(2) yes/yes
IrDA-Send yes/yes
IrDA-Receive yes/yes
ACT-LED
(2) yes/yes
100Mbit-LED
(2)
LINK-LED
(2) yes/yes yes/yes
yes/-
yes/-
SMI#
(4) no/no
14 USB2-VCC
15 USB2+
16 USB2-
17 USB-GND
18 USB3+
19 USB3-
20 USB3-VCC
21 RS485-TX+
22 RS485-TX-
Sleep-Button
(5)
Voltage
(6) yes/no yes/yes
Technical Manual “Cool FrontRunner” Version 2.7
23 RS485-RX+
24 RS485-RX-
25 GND
Signal
Fan
(7)
(8)
17.06.2008 yes/yes
(1)
For GPIO programming, see chapter 5.3 for hints.
(2)
Connect cathode of LED to this pin. An external resistor is required.
(3)
Power Management Signal
(4)
System Management Interrupt
(5)
Pulling this pin to GND causes system to go into sleep mode.
(6)
Connect to VCC of 5V system fan.
(7)
Connect to tacho sensor signal of system fan
(8)
Setting this pin to 1 will disable the system fan.
Page 20 of 43
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 21 of 43
3 Installation
The Cool FrontRunner is delivered with the correct jumper settings for proper operation. The customer must not change the default jumper settings. Improper jumper settings will cause system instability or system hang-ups.
Attention: The board must not be connected or disconnected to peripherals (e.g. HDD, etc.) with the power supply switched ON!
3.1 Adapter Cable Set (optionally)
With the optionally available cable set, standard PC peripherals can be easily connected to the board. The adapter cable set comprises the following items:
• Adapter cable 3.5’’ power supply connector female to 5.25’’ power supply connector male for supplying the board with a standard PC power supply
• Two adapter cables IDC10 female to DB9 male for serial port 1 and 2
• Adapter cable IDC26 female to DB25 female for parallel port
• Adapter cable IDC10 female to DB9 female plus adapter to SUB-D 15p female for standard
VGA monitors
• Adapter cable IDC44 / 2mm female to IDC44 / 2mm female to connect 2.5’’ EIDE hard disks
• Adapter cable IDC10 female to PS/2 keyboard and PS/2 mouse connector
• Adapter cable IDC10 female to USB header and 3x Audio connector (Line-In, Line-Out, Mic-
In)
• Adapter cable IDC10 female to USB connector and RJ45 Ethernet connector
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 22 of 43
4 Connector Definitions
Refer to chapter 5.2 Mechanical specifications for an overview of the connector positions.
4.1 PC104-Plus Bus
Pin A B C D
5 GND AD09 AD08 GND
10 GND PERR NC SDONE
17
20 GND AD26 AD25 GND
Note: All VIO pins are connected to +3.3 Volts by default. This board does not support -12 Volts.
Technical Manual “Cool FrontRunner” Version 2.7
4.2 PC/104 Bus
Pin
17.06.2008
A
Page 23 of 43
B
Pin D C 8 D1 ENDXFR
LA22 SMEMR
LA21 13 A18 IOW
LA20 14 A17 IOR
LA19 DACK3
LA18 DRQ3
11
12
DRQ5 SD8 20
DACK6 SD9 21
A11
A10
SYSCLK
IRQ7
22 A9 IRQ6
23 A8 IRQ5
24 A7 IRQ4
25 A6 IRQ3
26 A5 DACK2
SD15 27 A4 TC
28 A3 BALE
-5 Volts and –12 Volts are not supported on this board.
4.3 10/100BaseT / USB1.1 Connector
Connector type: IDC10 pin header 2.54 mm
Signal name Pin Signal name Pin
TX+ 1 TX- 2
RX+ 3 PE 4
PE 5 RX- 6
USB1+ 7 USB1- 8
USB_VCC 9 USB_GND 10
Technical Manual “Cool FrontRunner” Version 2.7
4.4 EIDE Connector
17.06.2008 Page 24 of 43
Connector type: IDC14 pin header 2.00 mm
Signal name Pin Signal name Pin
/Reset 1
Data7 3
Data6 5
GND 2
Data8 4
Data9 6
Data5 7
Data4 9
Data3 11 Data12
Data2 13 Data13
Data1 15 Data14
Data0 17 Data15
GND 19 NC 20
DRQ0 21 GND 22
Write 23 GND 24
Read 25 GND 26
Ready 27 CSEL 28
DACK0 29 GND 30
Address1 33
Address0 35
PD66 34
Address2 36
CS1 37 CS3 38
+5 Volts 41 +5 Volts 42
GND 43 GND 44
4.5 Power Connector
Connector type: 3.5” FDD Power connector
Signal name Pin
+5 Volts
GND
1
3
Signal name
GND
+ 12 Volts
2
4
Pin
4.6 Keyboard / Mouse Connector
Connector type: IDC10 pin header 2.54 mm
Signal name Pin Signal name Pin
Speaker 1
#Reset-In
KB Data
3
5
Mouse Data
KB Clock
4
6
GND 7 +5 8
Ext. battery 9 #Ext. power button 10
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 25 of 43
4.7 USB 1.1 / Audio Connector
Connector type: IDC10 pin header 2.54 mm
Signal name Pin Signal name Pin
USB0+ 1
USB_VCC 3
LINEIN_L 5
LINEOUT_L 7
USB0- 2
USB_GND 4
LINEIN_R 6
LINEOUT_R 8
MIC 9 GND 10
4.8 COM1 Connector
Connector type: IDC10 pin header 2.54 mm
RS232 function, (names in brackets for RS485/RS422 function)
Signal name Pin Signal name Pin
DCD (unused)
RXD (RXD-)
TXD (TXD-)
DTR (unused)
1
3
5
7
DSR (RXD+)
RTS (TXD+)
CTS (unused)
Unused
2
4
6
8
GND 9 +5 10
4.9 COM2 Connector
Connector type: IDC10 pin header 2.54 mm
RS232 function, (names in brackets for RS485/RS422 function)
Signal name Pin Signal name Pin
DCD (unused)
RXD (RXD-)
TXD (TXD-)
1
3
5
DSR (RXD+)
RTS (TXD+)
CTS (unused)
2
4
6
DTR (unused) 7 Unused 8
GND 9 +5 10
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 26 of 43
4.10 LPT1 Connector
Connector type: IDC26 pin header 2.54 mm
Signal name Pin Signal name Pin
Strobe 1
Data0 3
Data1 5
Data2 7
Data3 9
Error 4
Init 6
Select 8
GND 10
Data4 11 GND 12
Data5 13 GND 14
Data6 15 GND 16
Data7 17 GND 18
ACK 19 GND 20
Busy 21 GND 22
Paper End 23 GND 24
Select 25 NC 26
4.11 VGA Connector
Connector type: IDC10 pin header 2.54 mm
Signal name Pin Signal name Pin
Red 1 RGB-GND
Green 3
Blue 5 RGB-GND
HSYNC 7 GND 8
VSYNC 9 GND 10
4.12 Flat Panel Connector
Connector type: IDC30 pin header 2.00 mm
Signal name Pin Signal name Pin
GND 1 FPCLK
HSYNC 3 VSYNC 4
GND 5 R0 (LSB Red) 6
R1 7 R2 8
R3 9 R4 10
R5 (MSB Red) 11 GND 12
G0 (LSB Green) 13 G1 14
G2 15 G3 16
G4 17 G5 (MSB Green) 18
GND 19 B0 (LSB Blue) 20
B1 21 B2 22
B3 23 B4 24
B5 (MSB Blue) 25 GND 26
VLCD-SW 29 GND 30
Technical Manual “Cool FrontRunner” Version 2.7
4.13 Flat Panel Backlight
17.06.2008 Page 27 of 43
Connector type: Hirose DF13 8 pin
Signal name Pin Signal name Pin
+12 Volts
+5 Volts
1
3
+12 Volts
+5 Volts
2
4
EN 5 NC 6
GND 7 GND 8
4.14 LVDS Connector
Connector type: Hirose DF14 20-pin header
Signal name Pin Signal name Pin
SW-VDD 1 SW-VDD 2
GND 3 GND 4
TX3- 5 TX3+ 6
GND 7 TXCLK-
TXCLK+ 9 GND 10
TX2- 11 TX2+ 12
GND 13 TX1- 14
TX1+ 15 GND 16
TX0- 17 TX0+ 18
DDC Data 19 DDC Data 20
4.15 Display Voltage Selector
Connector type: IDC6 pin header 2.00 mm.
Use a 2 mm jumper between 1-3 or 3-5 to select the display voltage.
Use a 2 mm jumper between 2-4 or 4-6 to select the backlight voltage.
1 2
3 4
5 6
Default setting: Display voltage +3.3V Backlight voltage +12V
Signal name Pin Signal name
+12 volts
Backlight voltage
+ 5 volts
1
3
5
+5 volts
Display voltage
+3.3 volts
2
4
6
Pin
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 28 of 43
4.16 Supervisory Connector
Connector type: Hirose DF14 25-pin
Primary (Secondary, function available only on request)
Signal name Pin Signal name Pin
+5 Volts 1
GPIO0 3
GPIO2 (IDE) 5
GPIO4 (IrDA-Receive) 7
GPIO6 (100Mbit) 9
SUSPEND 11
PME# (SMI#) 13
USB2+ 15
USBGND 17
+3.3 Volts
GPIO1 4
GPIO3 (IrDA-Send)
GPIO5 (ACT)
GPIO7 (LINK)
LIVE
USB2VCC
2
6
8
10
12
14
USB2- 16
USB3+ 18
USB3- 19 USB3VCC
COM3-TX+ (SLP-BTN) 21 COM3-TX- (SYS-FAN) 22
COM3-RX+ (TACHO) 23 COM3-RX- (DIS-FAN) 24
GND 25
Note: The 3,3 volts are generated by an on-board DC-DC converter. It must be not used to supply power to any peripherals with high power consumption.
4.17 Display Type Selector
Connector type: IDC6 pin header 2.00 mm. Use 2 mm jumpers to choose the display type.
TFT: Jumpers between Pins 4&6 and Pins 1&3
CRT: Jumpers between Pins 4&6 and Pins 3&5
BIOS: Jumper between Pins 2&4
1 2
3 4
5 6
Default setting: BIOS select
When using BIOS for Display Selection enter Special CFR Features Setup in BIOS and select via
Display Type.
Note: The board must be turned off after saving and exiting setup, and then turned on again. Otherwise no setting changes will be made. If an error occurs and no image on the monitors can be seen, press “0 / INSERT” on the numerical keypad or
“INSERT” on the cursor block at boot time to load BIOS defaults. BIOS default is CRT display. After loading default values, the board must be turned off and on again, too, in order to make the changes correct.
Technical Manual “Cool FrontRunner” Version 2.7
4.18 RS485-Termination Jumper
17.06.2008 Page 29 of 43
Connector type: IDC12 pin header 2.00 mm. Use 2 mm jumpers to terminate lines correctly.
Signal name Pin Signal name Pin
COM1TX- 1
COM1RX- 3
COM2TX- 5
COM2RX- 7
COM3TX- 9
COM3RX- 11
1 2
COM1TX+ 2
COM1RX+ 4
COM2TX+ 6
COM2RX+ 8
COM3TX+ 10
COM3RX+ 12
3 4
5 6
Default setting: no termination
7 8
9 10
11 12
When the jumper is set, differential pairs (e.g. RX+ and RX-) are terminated with 120
Ω between them.
Additionally positive/negative receive lines are pulled up/down with
1k
Ω to 5V/GND in order to protect the transceivers of the Cool
FrontRunner from over voltages.
It is recommended to protect the receive lines of the communication partner device in the same way!
Caution: Termination Resistors must not be set in RS232
Mode. Otherwise the Serial Ports will not work.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 30 of 43
5 Software
5.1 BIOS
The Cool FrontRunner is delivered with a standard PC BIOS. The default setting guarantees a
“ready to run” system, even without a BIOS setup backup battery.
If the user wants to change settings, pressing the <DEL> key on power up accesses the setup utility.
The BIOS is located in a flash prom and can be easily updated on board with software under DOS.
All changes in the setup of the BIOS are stored in the CMOS RAM of the real time clock. A copy of the CMOS RAM excluding date and time data is stored in the flash ROM. This means that even if the onboard GoldCap runs out of power, the CMOS settings are not lost. Only date and time will be set to their default value, when all energy buffered in the boards GoldCap is used. The energy in the
GoldCap lasts for about 32 hours. Alternatively, a battery (3.0V – 3.6V) could be connected to the keyboard connector (Pin 9) in case the runtime of the GoldCap is not enough.
The default values of the BIOS can be automatically loaded at boot time. To achieve this, the key
“0 / INSERT” on the numerical keypad or “INSERT” on the cursor block should be pressed before the system is turned on. Holding this key and turning the system on loads the default values.
5.2 Drivers
Software drivers for sound, Ethernet and graphics adapter are available for the Cool FrontRunner.
These drivers can be downloaded from LiPPERT's website http://www.lippert-at.com. For installation, follow the instructions on the driver disks.
5.3 Programming GPIOs
The Cool FrontRunner's GPIOs are part of the Winbond W83627HF SuperIO (GPIO10-GPIO17 on
SuperIO = GPIO0-GPIO7 on CFR). They are located in Logical Device 7 of the SuperIO and can be programmed with the MSDOS
debug
program using simple IN/OUT commands on Index/Data registers 4Eh/4Fh. The following lines show an example how to do this.
Set the SuperIO into configuration mode by writing 87h to index register 4Eh twice:
- o 4E 87
- o 4E 87
Now set the pins to GPIO function:
-
- o 4E 2A o 4F FD
Select Logical Device 7 for programming by writing 07h to register 07h of the SuperIO and enable it by setting bit 0 of register 30h:
- o 4E 07
-
- o 4F 07 o 4E 30
- o 4F 01
Define GPIOs as input or output. GPIO0…GPIO7 Æ bit0 … bit7 of the configuration register F0h.
Set bits to ‘1’ for input, ‘0’ for output:
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 31 of 43
-
- o 4E F0 o 4F 00
Now all GPIOs are set as outputs. Writing to configuration register F1h sets the GPIO’s value, when it is set as an output:
- o 4E F1
- o 4F FF
All GPIOs are set as outputs with the value ‘1’.
When the GPIOs are set as inputs (please look two steps above) or if the output values shall be verified, it is possible to read from configuration register F1h in the following manner:
-
- o 4E F1 i 4F
For further information, please refer to chapter 4.8 of the Winbond W83627HF datasheet.
5.4 Programming Watchdog
Since the Watchdog is disabled in delivery status, it must be programmed for proper use. Setting
GP33 of the Winbond SuperIO (logical device 9, bit 4) to high enables Watchdog, after that it has to be triggered by GP23 (logical device 8, bit 4). That means it has to be set to low and to high again within 600ms. If the Watchdog is not triggered within this time, the board will perform a hardware reset.
The following program in C is an example how to test Watchdog function under DOS. Programming the Watchdog is quite similar programming GPIO’s.
#include <stdio.h>
#include <conio.h> typedef unsigned char BYTE; void main()
{
BYTE trigger, temp; //define variables
printf("Watchdog is now activated and triggered.\n");
printf("Press any key to generate reset...");
//enter SuperIO configuration mode outp(0x4E, 0x87);
outp(0x4E, 0x87);
outp(0x4E, 0x07);
outp(0x4F, 0x09);
//enable logical device 9
//set GP33 as output in configuration register F0h Æ Bit4 = ‘0’ outp(0x4E, 0xF0);
outp(0x4F, 0xC7);
outp(0x4E, 0xF1);
temp = inp(0x4F);
//set GP33 (Bit4) value in cofiguration register F1h to ‘1’ enables
//watchdog function. Make sure to leave the other Bits unchanged!
temp = temp | 0x08;
outp(0x4F, temp);
outp(0x4E, 0x07);
outp(0x4F, 0x08);
outp(0x4E, 0xF1);
do
{
trigger = inp(0x4F);
trigger = trigger ^ 0x08;
outp(0x4F, trigger);
} while (!kbhit());
//trigger Watchdog by toggling Bit4 of logical Device 8
//enable logical device 8
//toggle Bit4 in configuration register F1h.
//create a loop
//read data register
//exor with 08h, to toggle Bit4
//write value to data register
//stop then any key is hit and reset will be created
//as indication that watchdog is acivated, a red LED is switched on.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 32 of 43
printf("\nWatchdog timeout in 600ms...");
return;
}
T he watchdog can be disabled by setting GP33 to low. The status of the Watchdog can be read from GP32. A high signal indicates that a watchdog timeout has occurred, which is also indicated by a red LED. This status can only be reset by a power down of the board.
T he following program in C is an example how to read out the watchdog status.
#include <stdio.h>
#include <conio.h> typedef unsigned char BYTE; void main()
{
BYTE crf1, temp;
BYTE mask = 4;
outp(0x4E, 0x87);
outp(0x4E, 0x87);
outp(0x4E, 0x07);
outp(0x4F, 0x09);
outp(0x4E, 0xF1);
cfr1 = inp(0x4F);
temp = crf1 & mask;
if (temp == 4)
printf(“Watchdog timeout occurred!”);
else
printf(“No Watchdog timeout!”);
return;
}
//define variables
//enter SuperIO configuration mode
//enable logical device 9
//read out configuration register F1h
//delete non relevant bits
//return message
A nother, independent watchdog circuit is integrated in the Winbond W83627HF SuperIO chip.
Unlike the component described above, its timeout can be programmed in a wide range from 1 second up to over 4 hours. Details can be found in Winbond’s datasheet; some operating system s even include driver support out of the box. E.g. under Linux try “modprobe w83627hf_wdt.ko wdt_io=0x4E ”. Note that this alternative watchdog is not connected to any LED.
5.5 CPU/Board Temperature and Fan Speed
Temperatures and fan speed can be read out from the Winbond Supe rIO by using LPC Interface
Index/Data Ports 295h/296h.
5.5.1 Board Temperature
An 8-bit value can be read from regi ster 27h, which can be accessed by using LPC Interface
Index/Data Ports 295h/296h.
Debug example: -o 295 2 7
Please refer to the table in the follow ing chapter for calculating the board temperature. The register value in decimal system equals the board temperature in °C.
E.g. value from register 27h Æ 37h = 55°C
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 33 of 43
5.5.2 CPU Temperature
The value of the CPU temperature sensor is 9 bits wide. Hence, to read it, the LPC Interface's
Index/Data ports 295h/296h must be used to form a two-part access. Select bank 01 writing ‘01’ to the bank select register at 4Eh. Then read the bits 1…8 from register 50h and take the most significant bit of register 51h as bit 0 to form the complete 9-bit value. Please refer to the following table for calculating temperature.
Debug example: -o 295 4E
-i Æ These are Bits 8..1 of the 9 Bit value. E.g. 22h Æ 0010,0010
-i Æ Take the MSB of this byte as Bit 0
(e.g. value is 00h Æ MSB = 0)
Now the complete 9-bit value would be 0 0100 0100 Æ 044h. As it can be seen from the table below, the temperature value is the decimal register value, divided by 2. Hence:
044h = 68
Temp = 68 / 2 °C = 34°C
Temperature
+125°C
+25°C
+1°C
+0.5°C
0°C
-0.5°C
-1°C
-25°C
-55°C
Board Temperature
8-Bit Binary 8-Bit Hex
0111 1101
0001 1001
7Dh
19h
0000 0001
-
0000 0000
01h
-
00h
-
1111 1111
1110 0111
1100 1001
-
FFh
E7h
C9h
CPU Temperature
9-Bit Binary
0 1111 1010
0 0011 0010
0 0000 0010
0 0000 0001
0 0000 0000
1 1111 1111
1 1111 1110
1 1100 1110
1 1001 0010
9-Bit Hex
0FAh
032h
002h
001h
000h
1FFh
1FEh
1CEh
192h
5.5.3 Fan Speed and PWM regulation
If the Cool FrontRunner is configured to use a 5V system fan (available as an option), it is possible to read out the fan's speed by reading register 28h of the LPC Interface Index/Data Ports
295h/296h.
Debug example: -o 295 28
You can calculate the RPM value with the following equation:
RPM
=
1 .
35
Count
•
•
10
6
Divisor
While the count is the value from above, the divisor consists of Bit 5 in register 5Dh in Bank 0 (Bit 2 of divisor) and register 47h, Bits 5 and 4 (Bit 1 and 0 of divisor). Reading out the Bits values is done as shown in the example above. The default divisor is 2. Changes might be made to get the correct speed, depending on the fan used.
Bit 2 Bit 1 Bit 0 Divisor
0 0 0 1
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 34 of 43
0 0 1 2
0 1 0 4
0 1 1 8
1 0 0 16
1 0 1 32
1 1 0 64
1 1 1 128
The default duty cycle of the fan is 100% (FFh). It is possible to reduce the fans speed by setting the duty cycle to lower values. Therefore, you have to write the value to register 5Ah in Bank 0
(remember: Bank Select register Æ 4Eh). 00h Æ 0% = Off, FFh Æ 100% = Full Speed.
Debug example: -o 295 4E
-o 296 80 sets duty cycle to 50%.
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008
6 Address Map
This section describes the layout of the CPU memory and I/O address spaces.
Note: Depending on enabled or disabled functions in the BIOS, other or more resources may be used
6.1 Memory Address Map
Address Range
(Dec)
Address Range (Hex) Size Description
1024K - 16384K 100000 - FFFFFF 15360K Extended Memory
896K - 1024K E8000 - FFFFF 128K System BIOS
800K - 895K
768K - 799K
736K - 768K
704K - 736K
C8000 -
C0000 -
B8000 -
B0000 -
E7FFF
C7FFF
BFFFF
B7FFF
96K
32K
32K
32K
Unused
Graphics BIOS
Monochrome Text Memory
Color Text Memory
640K - 704K
0K - 640K
A0000 - AFFFF
0 - 9FFFF
64K Graphic Memory
640K Conventional Memory
Page 35 of 43
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 36 of 43
6.2 I/O Address Map
The system chip set implements a number of registers in I/O address space. These registers occupy the following map in the I/O space.
Address Range (Hex)
0000 – 000F
0020 – 0021
002E – 002F
0040 – 0043
004E – 004F
0060
0061
0064
0070, bit 7
0070, bit6:0
0071
0072 – 0075
Size
16 bytes
2 bytes
2 bytes
4 bytes
2 bytes
1 byte
1 byte
1 byte
1 bit
7 bits
1 byte
2 byte
Description
DMA Controller 1 (8237)
Interrupt Controller 1 (8259)
LPC to ISA Bridge Configuration Registers
Timer Controller (8254)
Super-I/O Configuration Registers
Keyboard Controller Data Byte
Misc. Functions & Speaker Control
Keyboard Controller Command, Status
NMI Enable
Real Time Clock Address
Real Time Clock Data
Reserved
0081 – 008F 15 bytes DMA Page Registers
00A0 – 00A1
00C0 – 00DE
00F0 – 00FF
01F0 – 01F7
02E8 – 02EF
02F8 – 02FF
0378 – 037F
03B0 – 03BB
03C0 – 03DF
03F6
03F8 – 03FF
0480 – 048F
04D0 – 04D1
0778 – 077A
0CF8 – 0CFB
0CFC – 0CFF
6000 – 6006
6080 – 609E
6100 – 61FE
6200 – 623E
9C00 – 9CE3
9D00 – 9D7E
AC1C – AC1E
FA00 – FAFE
2 bytes
31 bytes
16 bytes
8 bytes
8 bytes
8 bytes
8 bytes
11 bytes
32 bytes
1 byte
Interrupt Controller 2 (8259)
DMA Controller 1 (8237)
Coprocessor
IDE Controller
Serial Port 3
Serial Port 2
Parallel Port 1 (Standard & EPP)
VGA Adapter
VGA Adapter
IDE Controller
8 bytes
16 bytes
1 byte
3 bytes
4 bytes
Serial Port 1
Plug&Play PCI BUS
Plug&Play PCI BUS
Parallel Port 1 (ECP Extensions)
PCI Configuration Address Register
4 bytes
7 bytes
PCI Configuration Data Registers
PCI – ISA Bridge
63 bytes PCI – ISA Bridge
255 bytes PCI – ISA Bridge
63 bytes PCI – ISA Bridge
228 bytes PCI – ISA Bridge
127 bytes PCI – ISA Bridge
3 bytes Host Bridge
255 bytes Ethernet Controller
Technical Manual “Cool FrontRunner” Version 2.7
6.3 Interrupts
IRQ System Resource
0 Timer
1 Keyboard
2
3
Interrupt Controller 2
Serial Port 2
4
5
Serial Port 1
Serial Port 3
7
8
Parallel Port 1
Real Time Clock
14 IDE-Controller
15 Ethernet Controller / Audio
6.4 DMA Channels
DMA Data width System Resource
0 8 Available
1 8 Available
2 8 Floppy
3 8 bits Parallel Port
4
5 16 bits
Reserved, Cascade Channel
IDE Controller
17.06.2008 Page 37 of 43
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008
7 Technical Characteristics
7.1 Electrical Specifications
+5 V DC Supply voltage:
Supply voltage ripple:
Supply current:
± 3% max. 1.5 A depending on operating system typ. 0.85 A (running Windows XP idle mode)
7.2 Environmental Specifications
Operating:
Page 38 of 43
-40 … 85 °C (extended version)
Humidity (relative):
Pressure:
Storage temperature:
Temperature range:
Temperature change:
Humidity (relative):
Pressure:
10 … 90 % (non-condensing)
450 … 1100 hPa
-40 ... +85°C max. 10K / 30 minutes
5% ... 95% (non-condensing)
450 ... 1100 hPa
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 39 of 43
7.3 MTBF
MTBF at 25°C:
MTBF at 40°C:
219.652 hours
151.361 hours
In order to perform a failure rate assessment, several assumptions have to be made to minimize the complexity of the analysis.
1. Basis for the calculation was „Parts-Stress“ method according to MIL-HDBK-217 F Notice 2.
Although this method requires stress values for all components, mean stress values have been used.
2. Environmental factor „Ground Benign“ according to MIL-HDBK-217 has been used as well as an environmental temperature of 25°C.
3. Failure rate of mechanical components (screws, chassis, etc) is negligible.
The detailed analysis report is available on request.
7.4 Mechanical
Dimensions (LxW):
Height:
90.2 mm x 95.9 mm max. 8.5 mm on topside above PCB
Technical Manual “Cool FrontRunner” Version 2.7
7.4.1 Top View
17.06.2008 Page 40 of 43
Technical Manual “Cool FrontRunner” Version 2.7
7.4.2 Bottom View
17.06.2008 Page 41 of 43
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 42 of 43
8 Options
There are some options available for the Cool FrontRunner. Please check their availability before ordering.
• Extended temperature range
• CompactFlash Adapter
Technical Manual “Cool FrontRunner” Version 2.7 17.06.2008 Page 43 of 43
9 Revision History
Change
TME-P104-CFR-R1V0 2005-04-06 Oliver Freudenberg Changes to Version 1.0
TME-P104-CFR-R2V0 2005-06-20 Oliver Freudenberg Changes to Version 2.0
TME-P104-CFR-R2V1 2005-08-04 Oliver Freudenberg Chapter 5.3 revised
TME-P104-CFR-R2V2 2005-09-26 Oliver Freudenberg Added Chapters 5.4, 5.5
Revised Chapters 2.11, 2.14, 2.16,
2.21, 2.22, 4.12, 5.3, 6, 7.1, 7.3, 8
TME-P104-CFR-R2V3 2005-11-28 Oliver Freudenberg Added description for enabling transmitters in RS485
TME-P104-CFR-R2V4 2006-02-28 Oliver Freudenberg Deleted I
2
C description from
Chapters 2.23 and 4.16
Jens Rottmann
VIO voltage on PC104+ is 3.3V
Minor addition to watchdog chapter
CPU, board temp sensor corrected
TME-P104-CFR-R2V6 2007-09-19
2008-05-19
Jens Rottmann
Matthias Fellhauer
Enable device to use GPIOs
Ch. 2.13 Note on USB2.0 mass storage devices
TME-P104-CFR-R2V7 2008-06-05 Jens Rottmann RS485: RTS# usage
Shkarko
Lidhja publike u përditësua
Lidhja publike për bisedën tuaj është përditësuar. You may view and manage your chat links after registration here.
Lidhja publike e dokumentit
Reklamë