Application information. STMicroelectronics L6226

Application information L6226

A typical application using L6226 is shown in

Figure 14 . Typical component values for the

application are shown in

Figure 8 . A high quality ceramic capacitor in the range of 100 to

200 nF should be placed between the power pins (VS

A

and VS

B

) and ground near the

L6226 to improve the high frequency filtering on the power supply and reduce high frequency transients generated by the switching. The capacitors connected from the

EN

A

/OCD

A

and EN

B

/OCD

B

nodes to ground set the shut down time for the Bridge A and

Bridge B respectively when an over current is detected (see overcurrent protection). The two current sources (SENSE

A

and SENSE

B

) should be connected to power ground with a trace length as short as possible in the layout. To increase noise immunity, unused logic pins are best connected to 5 V (high logic level) or GND (low logic level) (see pin description).

It is recommended to keep power ground and signal ground separated on PCB.

Component

C

1

C

2

C

BOOT

C

P

C

ENA

C

ENB

C

REF

Table 8. Component values for typical application

Value Component Value

 F D

1

1N4148 nF D

2

1N4148

220 nF R

CLA nF R

CLB nF R

ENA nF R

ENB

68 nF -

16/29 DocID9452 Rev 5

L6226

96

9

'&

&

32:(5

*5281'

6,*1$/

*5281'

Application information

&

Figure 14. Typical application

96

$

96

%

'

&

%227

'

/2$'

$

/2$'

%

9&3

&

3

9%227

6(16(

$

6(16(

%

287

$

287

$

287

%

287

%

*1'

*1'

*1'

*1'

,1

%

,1

%

,1

$

,1

$

2&'

$

(1

$

2&'

%

(1

%

5

(1$

&

(1$

5

(1%

&

(1%

,1

%

,1

%

,1

$

,1

$

(1

$

(1

%

352*&/

$

5

&/$

352*&/

%

5

&/%

',1

DocID9452 Rev 5 17/29

29