- Computers & electronics
- Computer components
- System components
- Server/workstation motherboards
- HP (Hewlett-Packard)
- PCI-9111DG/HR
- User's Guide
A/D Data Transfer Modes. HP (Hewlett-Packard) NuDAQ PCI-9111HR, PCI-9111DG/HR
Add to My manuals83 Pages
advertisement
![A/D Data Transfer Modes. HP (Hewlett-Packard) NuDAQ PCI-9111HR, PCI-9111DG/HR | Manualzz A/D Data Transfer Modes. HP (Hewlett-Packard) NuDAQ PCI-9111HR, PCI-9111DG/HR | Manualzz](http://s1.manualzz.com/store/data/001415938_1-128fc19d157d33a225764608ae630fe0-360x466.png)
refer to section 4.6 for timer/counter operation. This mode is ideal for high speed A/D conversion. It can be combined with the FIFO half full interrupt or EOC interrupt to transfer data. It is also possible to use software FIFO polling to transfer data. The A/D trigger, A/D data transfer and Interrupt can be set independently, most of the complex applications can thus be covered.
It's recommend to use this mode if your applications need a fixed and precise A/D sampling rate.
External Trigger (EITS=1, TPST=don‘t care)
Through the pin-16 of CN3 (ExtTrig), the A/D conversion also can be triggered by an external signal. The A/D conversion starts as ExtTrig changes from high to low. The conversion rate of this mode is more flexible than the previous two modes, because the users can handle the external signal by the outside device. The external trigger can be also combined with the FIFO half interrupt, EOC interrupt or program FIFO polling to transfer data.
4.1.4 A/D Data Transfer Modes
The A/D data are buffered in the FIFO memory. The FIFO size on
PCI-9111 is 1024 (1K) words. If the sampling rate is 100 KHz, the FIFO can buffer 10.24 ms analog signal. After the FIFO is full, the lasting coming data will be lost. The software must read out the FIFO data before it becomes full.
The data must be transferred to host memory after the date is ready and before the FIFO is full. On the PCI-9111, many data transfer modes can be used. The different transfer modes are specified as follows:
Software Data Polling
The software data polling is the easiest way to transfer A/D data. This mode can be used with software A/D trigger mode. After the A/D conversion is triggered by software, the software should poll the FF_EF bit of the A/D status register until it becomes low level.
If the FIFO is empty before the A/D start, the FF_EF bit will be low. After the A/D is completed, the A/D data is written to FIFO immediately, therefore the FF_EF becomes high. You can consider the FF_EF bit as converted data ready status. That is, FF_EF is high means the data is ready. Note that, while A/D is converted, the ADBUSY bit is low. After A/D conversion, the ADBUSY become high to indicate not busy. Please do
NOT use this bit to poll the AD data.
26 • Operation Theorem
It is possible to read A/D converted data without polling. The A/D conversion time will not exceed 8.5
µ s on PCI-9111 card. Hence, after software trigger, the software can wait for a t least 8.5
µ s then read the A/D register without polling.
The data polling transferring is very suitable for the application need to process AD data in real time. Especially when combining with the timer interrupt generation, the timer interrupt service routine can use the data polling method to get multi-channel A/D data in real time and under fixed data sampling rate.
FIFO Half-Full Polling
The FIFO half-full polling mode is the most powerful AD data transfer mode. The 1 K words FIFO can store up to 10.2 4 ms analog data under
100 KHz sampling rate (10.024ms = 1024/100 KHz). Theoretically, the software can poll the FIFO every 10 ms without taking care how to trigger
A/D or transfer A/D data.
ADLINK recommend user to check your system to find out the user software‘s priority in the special application. If the application software is at the highest priority, to poll the FIFO every 10 ms is suitable. However, the user‘s program must check the FIFO is full or empty every time reading data.
To avoid this problem, the half-full polling method is used. If the A/D trigger rate is 100KHz, the FIFO will be half-full (512 words) in 5.12 ms. If the user‘s software checks the FIFO half full signal every 5 ms. When the
FIFO is not half-full, the software does not read data, because it is difficult to know how much A/D data is stored in the FIFO and user must check the FIFO empty bit every time reading data. When the FIFO is full, the
AD FIFO is overrun. This means the sampling rate is higher than users expect or the polling rate is too slow, it is also possible due to your system occupy the CPU resource thus reducing the polling rate. When the FIFO is half-full and not full, the software can read one “block” (512 words) A/D data without check the FIFO status. This method is very convenient to read A/D in size of a “block” and it is benefit to software programming.
Usually, the timer trigger is used under this mode, therefore the sampling rate is fixed. The method also utilizes the minimum CPU resources because it is not necessary to be highest priority. The other benefit is this method will not use hardware interrupt resource. Therefore, the interrupt is reserved for system clock or emergency external interrupt request. The
FIFO half-full polling method is the most powerful A/D data transfer mode.
Operation Theorem • 27
advertisement
Related manuals
advertisement
Table of contents
- 11 Features
- 12 Applications
- 12 Specifications
- 14 Software Supporting
- 14 Programming Library
- 15 Driver
- 15 PCIS-VEE: HP-VEE Driver
- 15 : ActiveX Controls
- 15 driver
- 16 Driver
- 16 PCIS-OPC: OPC Server
- 17 What You Have
- 17 Unpacking
- 18 PCI-9111's Layout
- 19 Jumper Descriptions
- 19 Hardware Installation Outline
- 20 Device Installation for Windows Systems
- 20 Connectors Pin Assignment
- 22 Daughter Board Connection
- 22 Connect with ACLD
- 22 Connect with ACLD-9138 and ACLD
- 23 PCI PnP Registers
- 24 I/O Address Map
- 24 A/D Data Registers
- 25 A/D Channel Control Register
- 26 A/D Channel Read Back Register
- 26 A/D Input Signal Range Control Register
- 27 A/D Range and Status Readback Register
- 27 A/D Trigger Mode Control Register
- 28 Software Trigger Register
- 28 Interrupt Control Register
- 29 Hardware Interrupt Clear Register
- 29 A/D Mode & Interrupt Control Read Back Register
- 30 Extended I/O Ports
- 30 Digital I/O register
- 31 D/A Output Register
- 31 Timer/Counter Register
- 32 A/D Conversion
- 33 A/D Conversion Procedure
- 33 A/D Signal Source Control
- 35 A/D Trigger Source Control
- 36 A/D Data Transfer Modes
- 38 Pre-Trigger Control
- 40 A/D Data Format
- 41 Interrupt Control
- 41 System Architecture
- 41 IRQ Level Setting
- 41 Dual Interrupt System
- 42 Interrupt Source Control
- 42 Extended Digital I/O Port
- 43 D/A Conversion
- 44 Digital Input and Output
- 44 Timer/Counter Operation
- 44 Introduction
- 45 Pacer Trigger Source
- 45 Pre-Trigger Counter
- 45 I/O Address
- 46 Libraries Installation
- 47 Programming Guide
- 47 Naming Convention
- 47 Data Types
- 48 _9111_Initial
- 48 _9111_DO
- 49 _9111_DO_Channel
- 49 _9111_DI
- 50 _9111_DI_Channel
- 50 _9111_EDI
- 51 _9111_EDO
- 51 _9111_EDO_Read_Back
- 52 _9111_Set_EDO_Function
- 53 _9111_DA
- 53 _9111_AD_Read_Data
- 54 _9111_AD_Read_Data_Repeat
- 54 _9111_AD_Set_Channel
- 55 _9111_AD_Get_Channel
- 56 _9111_AD_Set_Range
- 57 _9111_AD_Get_Range
- 57 _9111_AD_Get_Status
- 58 _9111_AD_Set_Mode
- 59 _9111_AD_Get_Mode
- 59 _9111_INT_Set_Reg
- 60 _9111_INT_Get_Reg
- 60 _9111_Reset_FIFO
- 61 _9111_AD_Soft_Trigger
- 61 _9111_Set
- 62 _9111_Get
- 62 _9111_AD_Timer
- 63 _9111_Counter_Start
- 63 _9111_Counter_Read
- 64 _9111_Counter_Stop
- 65 _9111_INT_Source_Control
- 66 _9111_CLR_IRQ
- 66 _9111_Get_IRQ_Channel
- 67 _9111_Get_IRQ_Status
- 67 _9111_AD_FFHF_Polling
- 68 _9111_AD_Aquire
- 68 _9111_AD_HR_Aquire
- 69 _9111_AD_INT_Start
- 70 _9111_AD_FFHF_INT_Start
- 72 _9111_AD_INT_Status
- 72 _9111_AD_FFHF_INT_Status
- 73 _9111_AD_FFHF_INT_Restart
- 74 _9111_AD_INT_Stop
- 75 What do you need
- 76 VR Assignment
- 76 A/D Adjustment
- 77 D/A Adjustment
- 77 Unipolar Analog Output
- 77 Bipolar Analog Output
- 78 9111util
- 78 Running 9111util.exe
- 79 System Configuration
- 80 Calibration
- 81 Functional Testing
- 82 I_EEPROM