Feature summary. STMicroelectronics SPC570S40E3, SPC570Sx 32-bit Power Architecture® microcontroller, SPC570S40E1, SPC570S50E1, SPC570S50E3

RM0349

Note:

•

•

•

•

One of four sources can be used as the system clock for this device:

External crystal oscillator 4–40 MHz (XOSC)

Internal RC oscillator 16 MHz (IRCOSC)

Primary PLL

Secondary PLL

Introduction

Table 2 lists a summary of major features for the SPC570Sx device. The feature column

represents a combination of module names and capabilities of certain modules. A detailed description of the functionality provided by each on-chip module is given later in this document.

Table 2. SPC570Sx device feature summary (Family Superset Configuration)

Feature Description

Process

Main processor

Core

Number of main cores

Number of checker cores

VLE

Main processor frequency

Interrupt controllers (including interrupt controller checker)

Software watchdog timer

System timers

DMA (including DMA checker)

DMA channels

SMPU

System SRAM

Code flash memory

Data flash memory (suitable for EEPROM emulation)

UTEST flash memory

Boot assist flash (BAF)

CRC

LINFlexD

FlexCAN

DSPI eTimer

ADC (SAR)

55 nm e200z0h

1

1

Yes

80 MHz

(1)

1

1

1 AUTOSAR

®

STM

1 PIT with four 32-bit channels

1

16

Yes (8 regions) (2)

Up to 48 KB

Up to 512 KB

32 KB

8 KB

8 KB

1

Up to 2

Up to 2

3

4 x 6 channels

2

(3)

DocID024507 Rev 6 79/1658

81