advertisement
PMAC VME Hardware Reference Manual
P2A/JMACHB (96-Pin Header)
Pin# Row A Row B (Format A)
Front View
Row B (Format B) Row C
01 +5V No CHU5
02 GND No CHU7
03 CHA5 No CHV5
04 CHB5 No CHV7
05 CHC5 No CHW5
06 PLIM5 No CHW7
07 MLIM5
08 HOME5
No
No
CHT5
CHT7
+5V
GND
CHA7
CHB7
CHC7
PLIM7
MLIM7
HOME7
09 AENA5 No USER5
10 FAULT5 No
11 PWMATOP5/
DAC_CLK5
No Connect
USER7
ADC_DAA5
12 PWMABOT5/ DAC5A
13 PWMBTOP5/
DAC_STB5
No Connect
No Connect
ADC_DAA7
ADC_DAB5
AENA7
FAULT7
PWMATOP7/
DAC_CLK7
PWMABOT7/ DAC7A
PWMBTOP7/
DAC_STB7
14 PWMBBOT5/ DAC5B
15 PWMCTOP5/ DIR5
No Connect
No Connect
16 PWMCBOT5/ Connect
ADC_DAB7
ADC_CLK5678
PWMBBOT7/ DAC7B
PWMCTOP7/ DIR7
17 CHA6 No CHA8
18 CHB6 No WD0/
19 CHC6 No CHU6
CHB8
CHC8
20 PLIM6 No CHU8
21 MLIM6 No
22 HOME6 No
CHV6
CHV8
PLIM8
MLIM8
HOME8
AENA8 23 AENA6 No CHW6
24 FAULT6 No
25 PWMATOP6/
DAC_CLK6
No Connect
CHW8
CHT6
FAULT8
PWMATOP8/
DAC_CLK8
26 PWMABOT6/ DAC6A
27 PWMBTOP6/
No Connect
No Connect
CHT8
USER6
PWMABOT8/ DAC8A
PWMBTOP8/
28
29
30
DAC_STB6
PWMBBOT6/ DAC6B
PWMCTOP6/ DIR6
PWMCBOT6/ PULSE6
No Connect
No Connect
No Connect
USER8
ADC_DAA6
ADC_DAA8
DAC_STB8
PWMBBOT8/ DAC8B
PWMCTOP8/ DIR8
PWMCBOT8/ PULSE8
31 GND No GND
32 +5V No +5V
The P2A connector provides an alternate path to J11 and J12 for the machine interface connections for channels 5-
8. Only the positive signals of complementary pairs are brought out on this connector. For the inputs, the complementary lines are tied to 2.5V on PMAC2. Refer to the J11 and J12 pin descriptions for more detailed information on each pin.
Note: Format A for the B-row will be used if jumpers JP1-1 to JP1-32 are removed. This format should be used in a 32-bit VME system. Format B for the B-row will be used if these jumpers connect pins 1 and 2. This format is not compatible with a 32-bit VME system.
32 Jumper Summary
advertisement
Related manuals
advertisement
Table of contents
- 5 INTRODUCTION
- 5 Features
- 5 PMAC2 VME Configuration
- 5 PMAC2 VME ASICs
- 5 DSPGATE1 Servo ASIC
- 6 DSPGATE2 I/O ASIC
- 6 PMAC2 VME Board Configuration
- 7 PMAC2 VME Setup
- 7 PMAC2 CPUs
- 8 Configurations
- 8 Firmware
- 8 Option 16 Supplemental Memory
- 9 Related Technical Documentation
- 11 CONNECTORS
- 11 PMAC2 VME Connector Summary
- 12 J1/JANA (20-Pin Header)
- 13 J2/JTHW (26-Pin Header)
- 14 J3/JIO (40-Pin Header)
- 15 J4 (JMACRO) 26-Pin Header
- 15 J5/JRS232 (10-Pin Header)
- 16 J5A/JRS422 (26-Pin Header)
- 17 J6/JDISP (14-Pin Header)
- 17 J7/JHW (20-Pin Header)
- 18 J8/JEQU (10-Pin Header)
- 18 J9/JMACH1 (100-Pin Header)
- 21 J10/JMACH2 (100-Pin Header)
- 24 P1 JMACH (96-Pin Header)
- 25 P2/JMACHA (96-Pin Header)
- 26 TB1 (2/4-Pin Terminal Block)
- 26 TB2 (3-Pin Terminal Block)
- 27 JUMPER SUMMARY
- 27 E1: Card 0 Select
- 27 E2: 40 MHz/60 MHz CPU Operation
- 27 E3: Re-Initialization on Reset Control
- 27 E4 - E6: (Reserved for future use)
- 28 E7A-H through E10A-H: P2 Connector B-Row Use Select
- 28 E11-E12: JEQU Port Sink/Source Select
- 28 E13: SCLK Direction Control
- 29 E17 - E18: Serial Connector Select
- 29 E20A-I: DPRAM Byte Order Control
- 29 E39: Reset-From-Bus Enable
- 30 Option 1V Piggyback Connector Description
- 30 J11/JMACH3 (100-Pin Header)
- 33 J12/JMACH4 (100-Pin Header)
- 36 P2A/JMACHB (96-Pin Header)
- 37 OPTION 1V PIGGYBACK JUMPER SUMMARY
- 37 E14: SCLK Direction Control
- 39 PMAC2 VME CPU
- 39 Connector Summary
- 39 J2 (JEXP)