-M7 processor and core peripherals. STMicroelectronics STM32H7S3L8, STM32H7R3L8, STM32H7S7A8, STM32H7R3V8, STM32H7R3R8, STM32H7S3Z8, STM32H7S3I8, STM32H7S3V8, STM32H7S7Z8, STM32H7R7I8

PM0253 About this document read/clear (rc_w1) Software can read as well as clear this bit by writing 1.

Writing ‘0’ has no effect on the bit value.

read/clear (rc_w0) Software can read as well as clear this bit by writing 0.

Writing ‘1’ has no effect on the bit value.

toggle (t) Software can only toggle this bit by writing ‘1’. Writing ‘0’ has no effect.

Reserved (Res.) Reserved bit, must be kept at reset value.

1.3

Interrupts

About the Cortex

®

-M7 processor and core peripherals

The Cortex

®

-M7 processor is a high performance 32-bit processor designed for the microcontroller market. It offers significant benefits to developers, including:

• Outstanding processing performance combined with fast interrupt handling.

• Enhanced system debug with extensive breakpoint and trace capabilities.

• Efficient processor core, system and memories.

• Low-power consumption with integrated sleep modes.

• Platform security robustness, with integrated Memory Protection Unit (MPU).

Figure 1. STM32 Cortex ® -M7 implementation processor

Cortex-M7 Processor

Cortex-M7 processor core

Breakpoint Unit

External PPB

FPU

NVIC

Memory

Protection Unit

Cross Trigger

Interface

Debugger

Peripherals

Memory

DMA

AHBD

AHBP

D0TCM

D1TCM

ITCM

AHBS

ETM-M7

Data

Watchpoint and Trace Unit

ATB Data

ATB Instruction

Data cache

RAM

Instruction cache RAM

Instrumentation

Trace Macrocell

Processor ROM table

PPB ROM table

ATB

Instrumentation

AXIM

External memory system

MSv39635V1

The Cortex ® -M7 processor is built on a high-performance processor core, with a 6-stage pipeline Harvard architecture, making it ideal for demanding embedded applications. The in-

PM0253 Rev 5 15/254

18