Cache size selection register. STMicroelectronics STM32H7S3L8, STM32H7R3L8, STM32H7S7A8, STM32H7R3V8, STM32H7R3R8, STM32H7S3Z8, STM32H7S3I8, STM32H7S3V8, STM32H7S7Z8, STM32H7R7I8
Below you will find brief information for Cortex-M7 processor STM32F7 Series, Cortex-M7 processor STM32H7 Series. These processors are designed for the microcontroller market. They are high-performance 32-bit processors designed for the microcontroller market. The Arm Cortex-M7 is the highest-performance Cortex-M processor. It combines a six-stage, superscalar pipeline with flexible system and memory interfaces including AXI, AHB, caches and tightly-coupled memories, and delivers a high integer, floating-point and DSP performance in the STM32F7 Series and STM32H7 Series MCUs. It also supports dual-issue of load/load and load/store instruction pairs to multiple memory interfaces.
Advertisement
Advertisement
Advertisement
Key features
High performance 32-bit processor
Superscalar pipeline
Flexible system and memory interfaces
High integer, floating-point and DSP performance
Support dual-issue of load/load and load/store instructions
C-friendly programmer's model
100% binary compatibility with existing Cortex-M processors
Full support from the Arm Cortex-M ecosystem
Simple migration from Cortex-M3 and Cortex-M4 processors
Frequently asked questions
These processors are designed for the microcontroller market. They are high-performance 32-bit processors.
The Arm Cortex-M7 processor is the highest-performance Cortex-M processor. It combines a six-stage, superscalar pipeline with flexible system and memory interfaces including AXI, AHB, caches and tightly-coupled memories, and delivers a high integer, floating-point and DSP performance.
The Cortex-M7 processor takes advantage of the same easy-to-use, C friendly programmer's model and is 100% binary compatible with the existing Cortex-M processors and tools. Along with all Cortex-M series processors, it enjoys full support from the Arm Cortex-M ecosystem. The software compatibility enables a simple migration from Cortex-M3 and Cortex-M4 processors.